J-Testr Platforms
Features
- Functional Circuit Test solution for electronics PCBAs /UUTs
- Supports both volume and high-mix batch production
- Highly suited to design verification for safe power up and test of prototypes
- Quick and easy UUT loading solutions
- Small, lightweight, portable and easy to store
- Requires maximum of 2 external connections (PSU, Comms)
- Measurements and test inputs are generated inside the unit
- Includes a range of highly stable and accurate peripheral cards
- Communication via Ethernet or native JTAG
- Includes J-Safe advanced protection features for safely powering up PCBAs/UUTs
The J-Testr is the heart of any J-Testr or J-Testr+ test system. The simplest form is a base configuration system which provides all mechanical packaging, thermal management and system motherboard into which option peripheral cards can be added.
With its super compact dimensions, the unit can be used ‘stand-alone’ or within a J-Testr+ ‘Bed of Nails’ fixture and is available in several standard configurations as below:
With its super compact dimensions, the unit can be used ‘stand-alone’ or within a J-Testr+ ‘Bed of Nails’ fixture and is available in several standard configurations as below:
J-Testr Base Configuration
J-Testr Recommended Configuration
The J-Testr System uses an easily designed custom Interposer PCB, to route all the stimulation and measurement signals between the peripheral cards and the target UUT. Once the interposer PCB is designed the user is ready to write their test code in the software language of their choice.
If the J-Testr default systems are not suitable for your test requirements please contact your distributor and they will help you to configure a custom system to meet your requirements.
| ||||
|
Eiger Design GmbH © Copyright 2021.
All rights reserved. |