Our innovative range of products and solutions help engineers tackle the multiple
challenges of testing modern electronics.
challenges of testing modern electronics.
scroll
Please drag & drop 3 more SECTION elements to below this section. If you enable sections 6 and 7, you must drag and drop 5 more SECTION elements.
|
|
|
|
|
|
The J-Testr+ GTI test systems give the user a complete FCT (Functional Circuit Test) solution in an extremely compact footprint. With the integrated & configurable J-Testr system and Generic Test Interposer (GTI), these systems are completely ready for use with no customisation work required. All stimulation and measurement signals are readily available at either the standard 2.54mm pitch ribbon cable headers (low-cost manual direct plugging option), or at an automatically plugging ‘Pylon’ mass connection type interface*.
The test systems are specifically designed to get the user up and running with minimum effort and time. This allows test developers, or even R+D teams, to utilise the test system from a very early stage in the product development cycle, allowing developed test code/circuitry to be easily reused and passed forward to the final production test. With ‘Exchangeable Unit’ options for both ‘Bed of Nails’ and directly cabled connections to the UUT, the test system is suitable for low, medium and high volume UUT production all within the same platform. Advanced options for integrated oscilloscopes* and other 3rd party instruments like LED analysers, high speed programmers and boundary scan systems make the J-Testr+ GTI test systems highly versatile. RF testing options* are also available to enable the testing of modern day wireless devices such as Bluetooth, Zigbee, LORA and WIFI. *Model dependent |
|
|
|
|
|
|
J-Testr is a highly compact ‘all-in-one’ modular functional test system controllable via Ethernet and JTAG. The small physical footprint and stowage features maximise the use of production space and also make the J-Testr portable and easy to store.
J-Testr has both Ethernet and native JTAG communication interfaces so users can work with JTAG boundary scan tools and more conventional functional test software or scripting languages like Python. Driver examples for common Test Executives, scripting languages and JTAG test platforms are provided to allow users to choose their own preferred test software environment and operating system. The J-Testr programming interface has been designed for flexibility, speed and simplicity. All internal functions are accessed via simple memory mapped 16-bit register sets, making any engineer with some micro-controller knowledge instantly at home. Advanced debugging tools such as the ‘free’ open-source J-Debugr graphical debugging tool and breakout cards help engineers develop test code with ease, speed & confidence. The J-Testr is 'designed for test' and includes many advanced features to make testing both simple and safe. This includes the unique ‘J-Safe’ technology providing high speed system shutdown in cases where the UUT may be at risk of damage. Multiple UUT mounting options, including ‘Bed of Nails’, allows the most suitable mechanical solution to be selected dependent on test volumes and budget. |
|
|
|
|
|
|
The J-Testr+ product range adds high quality and robust 'Bed of Nails' fixture options to the J-Testr modular function test system. Unlike other test systems that simply connect with a fixture, the J-Testr+ solutions are a fully integrated packages where the test system is mounted within the 'Bed of Nails' fixture.
One of the key advantages of the test system being integrated inside the fixture is that cabling is extremely short and close to the stimulation and measurement functions. This eliminates the additional cost, signal integrity and reliably issues associated with long cables, multiple connections and expensive mass connection type blocks. Cabling can be further improved by adopting Eiger Designs "EZ Wired" connection concept. The other more obvious advantage is that the overall test system is reduced to a fraction of the size of traditional test solutions. This makes the J-Testr+ products more portable, easier to store, easier to ship and much more space efficient within a factory or development environment. The J-Testr+ products are currently offered in a Mini (315mm x 265mm) size and Midi (465mm x 500mm) size, all with fully inter-changeable UUT fixture and pusher plates. The J-Testr+ Midi has an RF option available to test wireless enabled devices. Other features like customisable front panels, integrated PC VESA mounting points, general purpose bracket mounts and cable access slots further improve the flexibility of the J-Testr+ solutions. *On J-Testr+ Midi Product |
|
|
|
|
|
|
J-Safe is a safety mechanism that provides an exceptional level of protection for high value electronic devices during testing. This advanced safety feature lies at the heart of the J-Testr test system and offers much increased defence against board level faults that can remain undiscovered even after traditional in-line tests such as AOI, Xray and ICT.
All of J-Testr’s fault monitoring circuits are connected to “J-Safe” which, upon any trigger, will rapidly put the test system into a predefined safe state. With all power and stimulation sources isolated, from the UUT, the potential for component level damage caused by over voltage (OV), over current (OC) or any other protection source is significantly reduced. Through J-Safe’s advanced safeguarding capability, time consuming activities such as fault isolation, component replacement and the associated risks of track/pad damage, that may requiring major PCB rework, are all minimised, ultimately saving production time and other costs. |
|
|
|
|
|
|
The J-Debugr software is a versatile ‘Free’ debug environment for the J-Testr system. It provides a graphical user interface to
issue read and write commands to the J-Testr internal registers in real-time. This means that even if the J-Testr is executing commands from the test software, the operator can instantly read, or overwrite, the values that have been written. When working in conjunction with the test system software's run, break, stop, and step features, the user can read the state of J-Testr registers to confirm that they are as expected, and change as required. To make debugging even easier, each register is colour coded, with a configurable colour, to indicate what the last action for that particular register was. To assist debugging even further, the J-Debugr includes a logger tab that shows all the 'time stamped' register reads and writes that have occurred since the last time the log was cleared. Each line of the log is colour coded in the same manner as the register read/write GUI functionality, and contains all register information per line. All these J-Debugr features are extremely similar to micro-controller debugger environments, and have been designed to be simple to use. Hence, when coupled with J-Testr’s simple register based communications, J- Debugr will put all engineers with any basic knowledge of micro-controllers in an instantly familiar environment. |
|
|
|
|
|
|
The J-Mount product provides an easy and quick mechanical mounting solution for a UUT during functional test, or during other activities that require the device to be held securely in place. The special 'sloped entry' design helps the UUT to be guided into place before being securely clamped.
The J-Mount system consists of three main elements, an edge support clamp, an edge support and a centre support. The mounting system is capable of holding all shapes and sizes of PCBs with thicknesses between 1mm and 2.5mm. Machined from hard-wearing steel, the J-Mount system is designed to take the bumps and knocks from everyday use without affecting long term performance. With highly compact physical dimensions, the J-Mount minimises the amount of PCB area required at each mounting point, making it perfect for modern day compact UUTs. The J-Mount is a perfect 'low-cost' solution for all applications where a UUT or PCB needs to be held level and secure away from a possibly contaminated or conductive surface that could affect performance. One application is for use with the J-Testr top mounting plate to allow the user to plug and un-plug test cables without fear of damaging the circuit board assembly. |
|
Eiger Design GmbH © Copyright 2021.
All rights reserved. |